FORM P	TO-1	449 (Modified)	DEC 0 6 200	-{}	ATTY. DOCKET	NO.	SERIAL 10/695,97		
FOR AP	PLIC	ENTS AND PUBL ANT'S INFORMA STATEMENT	TAGA TIANS	STREET	APPLICANT: BO	en-David et	1		
					FILING DATE: 29-Oct-2003		GROUP:	219	1
REFEREN	CE DE	ESIGNATION	U.S. PATE	NT D	OCUMENTS .				
EXAMINER INITIALS		DOCUMENT NUMBER	DATE		NAME	CLASS	SUBCLASS	FILING DATE (IF APPRO.)	
KM	AA	6665790	_	Glo	essner et al.			2000-02-29	
KM.	AB	6915411		Moreno et al.				2002-07-18	
ing	AC	2004-0078554		Glossner et al.		<u> </u>		2003-06-07	
FO	REIGI	N PATENT DOCU	MENTS	<u> </u>			· · · · · · · · · · · · · · · · · · ·		
		DOCUMENT NUMBER	DATE		COUNTRY	CLASS	SUBCLASS	TRANSLATION	
								YES	NO
OT	HER A	RT (Including A	thor, Title, Da	te, P	ertinent Pages, etc.)	^	·	
KM	ΑD	Preeti Ranjan Panda, Nikil D. Dutt, and Alexandru Nicolau. "Efficient utilization of sratch-pad memory in embedded processor applications", in European Design and Test Conf., March 1997							
km.	AE	Keith D. Cooper, Timothy J. Harvey. "Compiler controlled Memory", Eighth Int. Conf. on Architectural Support for Programming Languages and Operating Systems, pp. 100-104, Oct, 1998							
- Wir	AF	Masaaki Kondo, Hideki Okawara, Hiroshi Nakamaru, Taisuke Boku. "SCIMA: Software Controlled Integrated Memory Architecture for High Performance Computing", http://citeseer.nj.nec.com/376639.html 2000 wx							
Mr.	ĀG	William Y. Chen, Roger Bringmann, Scott A Mahlke, Richard E. Hank, James E. Sicolo. "An Efficient Architecture for Loop Based Data Preloading", 25th Annual International Symposium on Microarchitecture (1992) http://citeseer.nj.nec.com/chen92efficient.html							
iM -	AH	Matthew A. Postiff, Trevor Mudge. "Smart Register Files for High Performance Microprocessors". http://citeseer.nj.nec.com/postiff99smart.html							
- KM	AI	Matthew A. Postiff, David Greene, Steve Raasch, Trevor Mudge. "Integrating Superscalar Processor Components to Implement Register Caching". http://citeseer.nj.nec.com/468226.html 2001							
kpi;	AJ				eo Valero. "Exploitin croarchitecture, pag			nultimedia	1
EXAMIN	ERO	M. Shehm			DATE CONSI	DERED 2	6.2007		
EXAMINE citation if	R: Init	tial if reference consideration	dered, whether or	not c	itation is in conformar	nce with MPE	P 609. Draw	line throug	h

FORM PTO-1449 (Modified) LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT				IL920030035US1	APPLICANT: Ben-David et a FILING DATE:			SERIAL NO.: 10/695,970 al. GROUP: 2/9/		
				FILING DATE: 29-Oct-2003						
REFEREN	ICE D	ESIGNATION	U.S. PATEN	T DOCUMENTS						
EXAMINER INITIALS		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPRO.)			
FO	REIG	N PATENT DOCU	MENTS							
		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION			
							YES	NO ·		
OT	HER	ART (Including Au	thor, Title, Dat	e, Pertinent Pages, etc.))					
kM.	AK	Huy Nguyen and Lizy Kurlan John. "Exploiting SIMD parallelism in DSP and multimedia algorithms using the AltiVec technology", in Intl. Conf. on Supercomputing, pages 11-20 1997								
kin	AL	A. J. C. Bik, M. Girkar, P. M. Grey, and X. Tian. "Efficient exploitation of parallelism on Pentium III and Pentium 4 processor-based systems", Intel Technology J., February 2001.								
KM	AM	Andreas Krall and Sylvain Lelait. "Compilation techniques for mutimedia processors", Intl. J. of Parallel Programming, 28(4):347-361, 2000.								
KM	AN	Samuel Larsen, Emmet Witchel, and Saman Amarasinghe. "Techniques for increasing and detecting memory alignment", Technical Memo 621, MIT LCS, November 2001.								
M	AO.	David Callahan et al. "Improving Register Allocation for Subscripted Variables", Proceedings of the ACM SIGPLAN '90 Conference on Programming Language Design and Implementation, White Plains NY, June 20-22, 1990.								
M	AP	Kandemir et al., "Optimizing Inter-Nest Data Locality", CASES 2002, Oct. 8-11 2002, Grenoble, France								
M	AQ	Doshi et al., "Opti	nizing Software	Data Prefetches with Ro	tating Regis	ters"(IEEE 2	2001)257-	267.		
EXAMIN	ERO	M V	12	DATE CONSII	DERED	2.6.20	907			
EXAMIN	ER: Ini	tial if reference consid	lered, whether or i	not citation is in conformant e copy of this form with ne	ce with MPE	P 609. Draw	line throug	;h		

FORM PTO-1449 (Modified) LIST OF PATENTS AND PUBLICATIONS				ATTY. DOCKET NO.		SERIAL NO.: 10/695,970			
				IL920030035US1 APPLICANT: B					
		ANT'S INFORMA STATEMENT	TION	AFFLICANI: B	eli-David et	di.			
					FILING DATE: 29-Oct-2003		GROUP: 2191		
REFEREN	CE DI	ESIGNATION	U.S. PATENT	DOCUMENTS		•		-	
EXAMINER INITIALS		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPRO.)		
					_				
FO	REIG	N PATENT DOCU	IMENTS				•		
		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION		
							YES	NO	
			ļ				•		
ОТ	HER A	RT (Including A	thor, Title, Date,	Pertinent Pages, etc.)	<u> </u>			
KM	AR	Jaewook Shin et al., "Compiler-Controlled Caching in Superword Register Files for Multimedia Extension Architectures", in Int. Conf. on Parallel Architectures and Compiler Techniques, pages 45–55, 2002.							
Kn	AS	Keith Cooper et al., "Cross-loop Reuse Analysis and its Application to Cache Optimizations", Lecture Notes In Computer Science; Vol. 1239 archive Proceedings of the 9th International Workshop on Languages and Compilers for Parallel Computing, Pages: 1-19, 1996							
	·		•						
						1		•	
	·								
	,								
EXAMIN	ERO	N 11.	t.	DATE CONSII	DERED	2.6.2	607		
EXAMINE	R: Init	tial if reference consider	dered, whether or not	citation is in conformar	nce with MPE	P 609. Draw	ine through		
citation if n	ot in co	ontormance and not c	onsidered. Include co	opy of this form with ne	xt communica	tion to applica	ant.		